



3.3.3.1 Transmit Descriptor Command Field Format

The CMD byte stores the applicable command and has fields shown in [Table 3-10](#).

Table 3-10. Transmit Command (TDESC.CMD) Layout

7	6	5	4	3	2	1	0
IDE	VLE	DEXT	RSV RPS ^a	RS	IC	IFCS	EOP

a. **82544GC/EI** only.

TDESC.CMD	Description
IDE (bit 7)	<p>Interrupt Delay Enable</p> <p>When set, activates the transmit interrupt delay timer. The Ethernet controller loads a countdown register when it writes back a transmit descriptor that has RS and IDE set. The value loaded comes from the IDV field of the Interrupt Delay (TIDV) register. When the count reaches 0, a transmit interrupt occurs if transmit descriptor write-back interrupts (IMS.TXDW) are enabled. Hardware always loads the transmit interrupt counter whenever it processes a descriptor with IDE set even if it is already counting down due to a previous descriptor. If hardware encounters a descriptor that has RS set, but not IDE, it generates an interrupt immediately after writing back the descriptor. The interrupt delay timer is cleared.</p>
VLE (bit 6)	<p>VLAN Packet Enable</p> <p>When set, indicates that the packet is a VLAN packet and the Ethernet controller should add the VLAN Ethertype and an 802.1q VLAN tag to the packet. The Ethertype field comes from the VET register and the VLAN tag comes from the special field of the TX descriptor. The hardware inserts the FCS/CRC field in that case.</p> <p>When cleared, the Ethernet controller sends a generic Ethernet packet. The IFCS controls the insertion of the FCS field in that case.</p> <p>In order to have this capability CTRL.VME bit should also be set, otherwise VLE capability is ignored. VLE is valid only when EOP is set.</p>
DEXT (bit 5)	<p>Extension (0b for legacy mode).</p> <p>Should be written with 0b for future compatibility.</p>
RPS RSV (bit 4)	<p>Report Packet Sent</p> <p>When set, the 82544GC/EI defers writing the DD bit in the status byte (DESC.STATUS) until the packet has been sent, or transmission results in an error such as excessive collisions. It is used in cases where the software must know that the packet has been sent, and not just loaded to the transmit FIFO. The 82544GC/EI might continue to prefetch data from descriptors logically after the one with RPS set, but does not advance the descriptor head pointer or write back any other descriptor until it sent the packet with the RPS set. RPS is valid only when EOP is set.</p> <p>This bit is reserved and should be programmed to 0b for all Ethernet controllers except the 82544GC/EI.</p>
RS (bit 3)	<p>Report Status</p> <p>When set, the Ethernet controller needs to report the status information. This ability may be used by software that does in-memory checks of the transmit descriptors to determine which ones are done and packets have been buffered in the transmit FIFO. Software does it by looking at the descriptor status byte and checking the Descriptor Done (DD) bit.</p>



TDESC.CMD	Description
IC (bit 2)	<p>Insert Checksum</p> <p>When set, the Ethernet controller needs to insert a checksum at the offset indicated by the CSO field. The checksum calculations are performed for the entire packet starting at the byte indicated by the CCS field. IC is ignored if CSO and CCS are out of the packet range. This occurs when $(CSS \geq \text{length})$ OR $(CSO \geq \text{length} - 1)$. IC is valid only when EOP is set.</p>
IFCS (bit 1)	<p>Insert FCS</p> <p>Controls the insertion of the FCS/CRC field in normal Ethernet packets. IFCS is valid only when EOP is set.</p>
EOP (bit 0)	<p>End Of Packet</p> <p>When set, indicates the last descriptor making up the packet. One or many descriptors can be used to form a packet.</p>

Notes:

1. VLE, IFCS, and IC are qualified by EOP. That is, hardware interprets these bits ONLY when EOP is set.
2. Hardware only sets the DD bit for descriptors with RS set.
3. Descriptors with the null address (0b) or zero length transfer no data. If they have the RS bit set then the DD field in the status word is written when hardware processes them.
4. Although the transmit interrupt may be delayed, the descriptor write-back requested by setting the RS bit is performed without delay unless descriptor write-back bursting is enabled.

3.3.3.2 Transmit Descriptor Status Field Format

The STATUS field stores the applicable transmit descriptor status and has the fields shown in [Table 3-11](#).

The transmit descriptor status field is only present in cases where RS (or RPS for the **82544GC/EI** only) is set in the command field.

Table 3-11. Transmit Status Layout

3	2	1	0
RSV TU ^a	LC	EC	DD

a. **82544GC/EI** only.